

## MERI College of Engineering & Technology (MERI-CET)

**Course-ECE** 

Session: 2020-2021 Semester: 7<sup>th</sup>

Department: CSE Lesson Plan

Name of the faculty : Mr. Neeraj kumar

**Discipline** : Computer Science and Engineering

**Semester** : 5<sup>th</sup>

Subject : COMPUTER ORGANIZATION & ARCHITECTURE

**Lesson Plan Duration**: 15 weeks (From August, 2020 to November 2020)

Work Load (Lecture/ Practical) per week (in hours): Lecture-03, Practical-01

Week	Theory	
	Lecture day	Topic(Including assignment/test)
1 <sup>st</sup>	1 <sup>st</sup>	Data representation: Data Types, Complements
	2 <sup>nd</sup>	Fixed-Point Representation
2 <sup>nd</sup>	1 <sup>st</sup>	Conversion of Fractions, Floating-Point Representation
	2 <sup>nd</sup>	Gray codes, Decimal codes, Alphanumeric codes, Error Detection Codes.
3 <sup>rd</sup>	1 <sup>st</sup>	Register Transfer and Micro operations: Register Transfer Language
	2 <sup>nd</sup>	Register Transfer, Bus and Memory Transfers, Arithmetic Micro operations ,
4 <sup>th</sup>	1 <sup>st</sup>	Logic Micro operations, Shift micro operations, Arithmetic Logic Shift Unit.
	2 <sup>nd</sup>	Basic Computer Organization and Design: Instruction Codes,
5 <sup>th</sup>	1 <sup>st</sup>	Computer Registers, Computer Instructions, Timing and Control, Instruction Cycle,
	2 <sup>nd</sup>	Memory-Reference Instruction, Input-Output Instruction, Complete Computer Description

17 <sup>th</sup>		Sessional -II Examination+Activity
16 <sup>th</sup>		
15 <sup>th</sup>	2 <sup>nd</sup>	
a #th	1 <sup>st</sup>	Stack organization, Instruction Format
14 <sup>th</sup>	2 <sup>nd</sup>	Cache Initialization, Virtual Memory
13 <sup>th</sup>	1 <sup>st</sup>	Set-Associative Mapping, Writing into Cache.
	2 <sup>nd</sup>	Associative Mapping, Direct Mapping
12 <sup>th</sup>	1 <sup>st</sup>	
	2 <sup>nd</sup>	Associative Memory, Cache Memory,
1.0th	1 <sup>st</sup>	Main Memory, Auxiliary Memory
11	2 <sup>nd</sup>	Software Interrupts <b>Memory organization:</b> Memory Hierarchy,
11 <sup>th</sup>	1 <sup>st</sup>	interrupt driven and DMA, Privileged and Non-Privileged Instructions
	2 <sup>nd</sup>	
10 <sup>th</sup>	1 <sup>st</sup>	I/O transfers-program controlled
	2 <sup>nd</sup>	Input-output Organization: I/O device interface,
9 <sup>th</sup>	1 <sup>st</sup>	SIMD Array Processors, Pipeline Hazards.
	2 <sup>nd</sup>	RISC Pipeline, Vector Processing, Array Processors,
8 <sup>th</sup>	1 <sup>st</sup>	Amdahl's Law, Pipelining, Arithmetic Pipeline, Instruction Pipeline
	2 <sup>nd</sup>	Pipeline and Vector Processing: Introduction to Parallel Processors
7 <sup>th</sup>	1 <sup>st</sup>	Addressing Modes, Data Transfer and Manipulation, Program Control, RISC, CISC
	2 <sup>nd</sup>	Central Processing Unit: General Register Organization,
6 <sup>th</sup>	1	Design of Basic Computer, Design of Accumulator Logic.
	1 <sup>st</sup>	Design of Basis Computer Design of Assumulator Lasis